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Abstract 
A2 A1 A0 
The Streaming SIMD extension (SSE) is a special feature 
that is available in the Intel Pentium I11 and P4 classes of 
microprocessors. As its name implies, SSE enables the 
execution of SIMD (Single Instruction Multiple Data) 
operations upon 32-bit floating-point data therefore, 
performance of floating-point algorithms can be 
improved. In electrified railway system simulation, the 
computation involves the solving of a huge set of 
simultaneous linear equations, which represent the 
electrical characteristic of the railway network at a 
particular time-step and a fast solution for the equations is 
desirable in order to simulate the system in real-time. In 
this paper, we present how SSE is being applied to the 
railway network simulation. 
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1. Introduction 
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The Streaming SIMD Extensions (SSE) is a special 
feature available in the Intel Pentium 111 and P4 classes of 
microprocessors. The SSE can be considered as an 
extension to the MMX technology, which has been 
implemented by the Intel Pentium processors [I]. The 
MMX technology provides a set of 8 64-bit wide MMX 
registers and 57 instructions for manipulating packed data 
stored in the registers. 
The major difference between SSE and MMX is in the 
data-type that can be operated upon in parallel. In MMX, 
special MMX registers, which are 64-bit wide, are 
provided to hold different types of data. However, it is 
limited to character (char), or integer values. On the other 
hand, the SSE registers are 128-bit wide and they can 
store floating-point values, as well as integers [2, 31. 
There are eight SSE registers, each of which can be 
directly addressed using the register names [3]. Therefore, 
utilizing the registers is a straight-forward process with 
suitable programming tools. In the case of integers, eight 
16-bit integers can be stored and processed in parallel. 
Similarly, four 32-bit floating-point values can be 
manipulated. Therefore, when two vectors of four 
floating-point values have been loaded into two SSE 
registers, as shown in Figure 1, SIMD operations, such as 
add, multiply, etc., can be applied to the two vectors in 
one single operation step. 
Applications relying heavily on floating-point operations, 
such as 3D geometry, and video processing can be 
substantially accelerated [4]. Moreover, the support of 
floating-point values in the SSE operations has 
tremendously widened its applications in other problems 
including the railway power network simulation problem 
described in the following section. 
a 
4 addition results obtained uslng a SSE operation 
Figure 1 Parallelism based on a SSE operation 
2. Railway power network simulation 
The major objective in railway power network simulation 
is to determine the electrical properties of the railway 
system. Components included in a railway network are 
substations, cables, and trains. Substations are positioned 
along the railway line and produces electrical power for 
the trains. Cables link between substations and is for 
electricity conduction. Trains move within the network; 
they draw current and act as electrical loads. 
An electrified railway line is in fact a huge electrical 
circuit with the substations being the sources and the 
trains as moving loads (sources if the trains are using re- 
generative braking) [ 5 ] .  The voltage seen by a train may 
vary with time and it will determine a train’s traction 
performance, which in turn affects the train movement. 
Thus, it is necessary to attain the voltages at certain 
nodes, which are likely to be moving, of this electrical 
circuit at consecutive time intervals. A node of a network 
is defined as a point where two or more branches are 
connected together and current between two nodes should 
be constant throughout the distance at any time. This 
requires the basic circuit analysis and the solution of a 
matrix equation. The size of the coefficient matrix 
depends upon the number of nodes in the circuit, which is 
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largely determined by the number of trains on track. 
Inevitably, the matrix solution process is the most CPU 
consuming step in the simulation. 
For k = O t o  n - 2  
Do 
For i =  k + l t o  n - 1  
Do 
For j =  k + l t o  n - 1  
The matrix solution is in the form of 
A x = b  (1) 
(5) 
where A is a symmetrical sparse matrix of order n 
representing the admittance linking the nodes, b 
represents the current produced by the source and x is an 
unknown solution vector defining the voltage attained by 
each node. 
A common procedure (LU decomposition) [6] for solving 
(1) is to factor A into lower and upper triangular matrices 
L and Usuch that 
and this then followed by forwardhackward substitution 
of the form 
L x ' = b  (3 ) 
u x  = x '  (4) 
and 
Forward substitution first identifies the intermediate 
results x '  and vector x is determined by backward 
substitution. Elements in the matrix A are being processed 
along the diagonal and on a row-by-row basis. Data stored 
in a row of the matrix can be processed in a group of four 
with the SSE registers and therefore shortening the 
computational time. 
3. Programming with SSE 
Programming with the SSE can be achieved by two 
different approaches. The SSE operations can be invoked 
by assembly codes embedded in a standard C/C++ 
programs. Alternatively, by utilizing the special data types 
we can develop a C/C++ program without any assembly 
coding. The new data type designed for the manipulation 
of the SSE operation is F32vec4 [3]. It represents a 128- 
bit storage, which can be applied to store four 32-bit 
floating-point data. Similarly, there is also the type 
F32vec8, which is used to store eight 16-bit values. These 
data types are defined as C++ classes and can therefore be 
applied in a C/C++ program directly. 
In addition to the new data types, operations are derived 
to load, or pack, traditional data, such as floating-point 
values, into the new data structure. As an example, to 
load, or pack, four floating-point values into a F32vec4, 
the function -mm-loadgs can be applied. Once data are 
stored into the 128-bit data structure, functions that can 
manipulate the F32vec4 type data can be called. This will 
result in parallel processing for two sets of four floating- 
point values. The function -mm-storegs is used to 
convert, or unpack, the data from the F32vec4 type back 
to four floating-point values and the values are stored in 
an array. 
4. Parallel LU decomposition based on SSE 
The calculation involved in LU decomposition can be 
explained by the following equation: 
a r . k  a k . /  
a k . k  
' 1 . J  = a # , J  - 
In the above equation, a, represents elements in the A 
matrix. 
According to (9, elements in the matrix A are being 
processed along the diagonal and in a row-by-row basis. 
Data stored in a row of the matrix map naturally into the 
F32vec4 data and therefore, four elements in a row can be 
evaluated in a single step. 
Based on (3, the term a,.k is a constant when elements 
in row i are being processed. It can, therefore, store in a 
F32vec4 type value with the command -mm-loadgsI. 
The command loads a single 32-bit floating-point value, 
copying it into all four words of the 128-bit storage. The 
pseudo codes shown in Figure 2 illustrate the steps 
performed in order to implement equation (5) using SSE 
functions. 
ak.k 
In forward substitution, the operations can be represented 
by: 
where X :  represents element in the [XI] matrix as shown in 
equation (3); 
b, represents element in the [ b] matrix 
L, represents elements in the [L] matrix 
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SSE operations can be applied in the operation x; * L , , / .  
Four elements of x i  and L,, can be stored in two different 
F32vec4 data and multiplied at a single operation. 
I Original 




where CJJ represents elements in the Upper matrix [UJ; m 
is the size of the vector [XI. Similar to forward 
substitution, the multiplication of x, *U,,,can be 
executed by SSE functions with four elements of x,and 
U / , ,  being operated on at the same instead. Case 1 
Case2 
Figure 2 Pseudo codes for LU decomposition with SSE 
functions 
. 
431 ms 367ms I 1.17 
91 ms 27ms 13.37 
5. Experimental results 
Results obtained from the equation Ax = b based on LU 
decomposition and forward and backward substitution are 
given. Processing time required for different dimensions 
of the matrix A are given in Table 1. Two different cases 
are being compared, namely, (1) traditional approach 
without using SSE, (2) solution obtained by SSE. 
Size of Matrix A 
100 200 400 
Table 2 Timing results obtained from a railway network 
simulator 
As described in the above paragraph, the data generated 
by the simulator are stored in a file, therefore, operations 
such as opening the file and reading data from the file 
must be performed. The file operations induce severe 
overhead in the results, as depicted in the first row of 
Table 2 (case 1). The results for case 2 are obtained by 
subtracting the overhead caused by the file operations 
from the total processing time. The speedup ratio derived 
from Case 2 is close to the ideal case of 4. Certainly, 
when the SSE algorithm is being incorporated into the 
simulator then the overhead due to the file operations will 
be significantly reduced and the efficiency of the 
simulator can be improved. 
6. Conclusions 
In this paper, we have presented the basic operations 
involved in utilizing the SSE features of the Pentium I11 
processors. In order to examine the effectiveness of SSE, 
the railway network simulation problem was introduced 
and solved by applying SSE functions. According to our 
results, a speedup ratio around 3 can be obtained if the 
overhead induced by file operations can be minimized. 
This will be the case when the SSE algorithm is being 
embedded in the railway network simulator, The results 
are satisfactory because only minor modifications of the 
original program are needed in order to utilize the SSE 
features. Most importantly, additional hardware is not 
required for this performance enhancement. Therefore, 
SSE is a valuable tool for improving the performance of 
computation intensive problems, and the railway network 
simulation problem is one of the ideal applications. 
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However, there is also other form of overhead, which is 
induced by the SSE mechanism. This is substantiated by 
the results obtained from the randomly generated data, 
Table 1. The overhead is caused by the mechanism to 
pack data into, as well as unpack data from the 128-bit 
format. Further studies to identify the magnitude of such 
overhead should be carried out. In addition, the 
optimization of the available cache memory can also 
improve the overall performance and how the SSE 
algorithm can be further improved by optimizing the 
cache memory will be investigated in our future studies. 
Currently, only the DC railway system has been studied 
and we are also planning to apply the SSE approach for 
solving an AC system, which involves complex number 
arithmetic. As there is not a natural match between the 
SSE data types and complex number, and this will be a 
challenging task to determine a SSE based solution for the 
AC system. 
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